DATA SHEET:



MB81C4256A-60/-70/-80/-10 CMOS 256K X 4 BIT FAST PAGE MODE DYNAMIC RAM

CMOS 262,144 x 4 Bit Fast Page Mode DRAM

The Fujitsu MB81C4256A is a CMOS, fully decoded dynamic RAM organized as 262,144 words x 4 bits. The MB81C4256A has been designed for mainframe memories, buffer memories, and video image memories requiring high speed and high—band width output with low power dissipation, as well as for memory systems of handheld computers which need very low power dissipation.

Fujitsu's advanced three–dimensional stacked capacitor cell technology gives the MB81C4256A high α -ray soft error immunity and extended refresh time.

CMOS technology is used in the peripheral circuits to provide low power dissipation and high speed operation.

Features

Parameter	MB81C4256A -60	MB81C4256A -70	MB81C4256A -80	MB81C4256A -10				
RAS Access Time	60ns max.	70ns max.	80ns max.	100ns max.				
Randam Cycle Time	110ns min.	125ns min.	140ns min.	170ns min.				
Address Access Time	30ns max.	35ns max.	40ns max.	50ns max.				
CAS Access Time	15ns max.	20ns max.	20ns max.	25ns max.				
Fast Page Mode Cycle Time	40ns min.	45ns min.	45ns min.	55ns min.				
Low Power Dissipation Operating current	407mW max. 374mW max. 341mW max. 297mW max.							
Standby current	11mW max. (TTL level) / 5.5mW max. (CMOS level)							

- 262,144 words x 4 bits organization
- Silicon gate, CMOS, 3D-Stacked Capacitor Cell
- All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- Early write or OE controlled write capability
- RAS only, CAS-before-RAS, or Hidden Refresh
- Fast page Mode, Read-Modify-Write capacity
- On chip substrate bias generator for high performance

Absolute Maximum Ratings (See Note)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to VSS	V _{IN} , V _{OUT}	−1 to +7	V
Voltage of V _{CC} supply relative to VSS	V _{CC}	−1 to +7	V
Power Dissipation	PD	1.0	W
Short Circuit Output Current		50	mA
Storage Temperature	T _{STG}	-55 to +125	°C

NOTE:

Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



DIP-20P-M03



LCC-26P-M04



ZIP-20P-M02




*FPT-24P-M04



*FPT-24P-M05

*: Available for 70/80/100ns versions


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A= 25°C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A0 to A8	C _{IN1}		5	pF
Input Capacitance, RAS, CAS, WE, OE	C _{IN2}	_	5	pF
Input/Output Capacitance, DQ1 to DQ4	C _{DQ}	-	6	pF

PIN ASSIGNMENTS AND DESCRIPTIONS



RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min	Тур	Max	Unit	Amblent Operating Temp
Supply Voltage		V _{CC}	4.5	5.0	5.5	V	
Supply Voltage	النا	V _{SS}	0	0	0	'	
Input High Voltage, all inputs	1	VIH	2.4	-	6.5	V	0 °C to +70 °C
Input Low Voltage, all inputs	1	VIL	-2.0	-	0.8	٧	
Input Low Voltage, DQ(*)	1	VILD	-1.0	-	0.8	v	

^{*:} Undershoots of up to -2.0 volts with a pulse width not exceeding 20ns are acceptable.

FUNCTIONAL OPERATION

ADDRESS INPUTS

Eighteen input bits are required to decode any four of 1,048,576 celladdresses in the memory matrix. Since only nine address bits are available, the column and row inputs are separately strobed by CAS and RAS as shown in Figure 1. First, nine row address bits are input on pins A0—through—A8 and latched with the row address strobe (RAS) then, nine column address bits are input and latched with the column address strobe (CAS). Both row and column addresses must be stable on or before the fallingedge of CAS and RAS, respectively. The address latches are of the flow—through type; thus, address information appearing after trank (min)+ tr is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways—an early write cycle, anoE (delayed) write cycle, and a read—modify—write cycle. The falling edge of WE or CAS, whichever is later, serves as the input data—latch strobe. In an early write cycle, the input data (DQ1-DQ4) is strobed by CAS and the setup/hold times are referenced to CAS because WE goes Low before CAS. In a delayed write or a read—modify—write cycle, WE goes Low after CAS; thus, input data is strobed by WE and all setup/hold times are referenced to the write—enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

tRAC: from the falling edge of RAS when tRCD (max) is satisfied.

tCAC: from the falling edge of CAS when tRCD is greater than tRCD, tRAD (max).

tAA : from column address input when tRAD is greater than tRAD (max).

tOEA: from the falling edge of OE when OE is brought Low after tRAC, tCAC, or tAA.

The data remains valid until either CAS or OE returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted) Notes 3

Parami	er Notes	Symbol	Conditions	Min	Тур	Max	Unit	
Output high voltage		V _{OH}	I _{OH} = -5 mA	2.4	_	_	v	
Output low voltage		V _{OL}	I _{OL} = 4.2 mA	_		0.4	V	
nput leakage current (any input) Output leakage current		_(L)	$0V \le V_{IN} \le 5.5V$; $4.5V \le V_{CC} \le 5.5V$; $V_{SS} = 0V$; All other pins under test = $0V$	-10	-	10	μΑ	
		I _{O(L)}	0V≤V _{OUT} ≤ 5.5V; Data out disabled	-10	_	10	·	
	MB81C4256A-60					74		
Operating current	MB81C4256A-70	256A-70 RAS & CAS c				68	mA	
(Average Power supply Current)	MB81C4256A-80	I _{CC1}	trc = min		_	62	IIIA	
2	MB81C4256A-10	A-10				54		
Standby current	TTL level		RAS = CAS =V _{IH}			2.0	mA	
(Power supply current)	CMOS level	I _{CC2}	$\overline{RAS} = \overline{CAS} \ge V_{CC} -0.2V$		_	1.0	m A	
	MB81C4256A-60		CAS = Vℍ, RAS cycling;		_	74	. mA	
Refresh current #1	MB81C4256A-70	ı		_		68		
(Average power supply current) 2	MB81C4256A-80	'CC3	trc = min			62		
	MB81C4256A-10					54		
	MB81C4256A-60					61		
Fast Page Mode	MB81C4256A-70		RAS =VIL, CAS cycling;			56	mA	
current 2	MB81C4256A-80	I _{CC4}	tpc = min	_	_	56	"'^	
	MB81C4256A-10					46		
-	MB81C4256A-60					74	mA	
Refresh current #2	MB81C4256A-70		RAS cycling;			68		
(Average power sup- ply current) 2	MB81C4256A-80	I _{CC5}	CAS-before-RAS; trc = min		_	62		
	MB81C4256A-10	CMOS level B81C4256A-60 B81C4256A-70 B81C4256A-80 B81C4256A-10 B81C4256A-60 B81C4256A-70 B81C4256A-10 B81C4256A-70 B81C4256A-80 B81C4256A-80				54		

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

	trecommended operating condition		Sumbol MB81C4256A-60 MB81C4256A-70 MB81C4256A-8						MDOLCA	2568 40	
No.	Parameter Notes	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
1	Time Between Refresh	tREF	-	8.2	_	8.2	_	8.2		8.2	ms
2	Random Read/Write Cycle Time	t _{RC}	110	_	125		140	_	170		ns
3	Read-Modify-Write Cycle Time	t _{RWC}	150	_	165		190		230		ns
4	Access Time from RAS 6,9	t _{RAC}		60	_	70	_	80		100	ns
5	Access Time from CAS 7,9	t _{CAC}		15		20	_	20		25	ns
6	Column Address Access Time 8,9	t _{AA}	_	30		35		40		50	ns
7	Output Hold Time	t _{OH}	0		0		0	_	0		ns
8	Output Buffer Turn On Delay Time	t _{ON}	0	_	0		0	_	0	_	ns
9	Output Buffer Turn off Delay Time 10	t _{OFF}		15	_	15		20		20	ns
10	Transition Time	t _T	2	50	2	50	2	50	2	50	ns
11	RAS Precharge Time	t _{RP}	40		45		50		60	_	ns
12	RAS Pulse Width	t RAS	60	100000	70	100000	80	100000	100	100000	ns
13	RAS Hold Time	t _{RSH}	15		20	_	20	_	25	_	ns
14	CAS to RAS Precharge Time	t _{CRP}	0		0	_	0	_	0		ns
15	RAS to CAS Delay Time [11,12]	t _{RCD}	20	45	20	50	20	60	25	75	ns
16	CAS Pulse Width	t _{CAS}	15		20		20		25		ns
17	CAS Hold Time	t _{CSH}	60	_	70	_	80		100		ns
18	CAS Precharge Time (C–B–R cycle) 19	t _{CPN}	10	_	10		10		10		ns
19	Row Address Set Up Time	tASR	0	-	0	_	0	_	0		ns
20	Row Address Hold Time	t _{RAH}	10	_	10	_	10	_	15		ns
21	Column Address Set Up Time	t ASC	0	_	0		0		0	_	ns
22	Column Address Hold Time	t _{CAH}	12	_	12	_	15		15	_	ns
23	RAS to Column Address Delay Time 13	t _{RAD}	15	30	15	35	15	40	20	50	ns
24	Column Address to RAS Lead Time	t _{RAL}	30	_	35	_	40		50		ns
25	Read Command Set Up Time	t _{RCS}	0		0		0	_	0		ns
26	Read Command Hold Time Referenced to RAS	t _{RRH}	0	_	0	_	0	_	0		ns
27	Read Command Hold Time Referenced to CAS	t _{RCH}	0	_	0	_	0	_]	0		ns
28	Write Command Set Up Time 15	twcs	0		0	_	0	_	0		ns
29	Write Command Hold Time	twcH	10	_	10		12		15	_	ns
30	WE Pulse Width	t _{WP}	10	_	10		12	_	15		ns
31	Write Command to RAS Lead Time	t _{RWL}	15		15		20		25	_	ns
32	Write Command to CAS Lead Time	t _{CWL}	12	_	12		15	_	20		ns
33	DIN set Up Time	t _{DS}	0	_	0	_	0	_	0		ns
34	DIN Hold Time	t _{DH}	10		10	_	12		15	_	ns

AC CHARACTERISTICS (Continued)


(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

			MB81C4	256A60	MB81C42	256A-70	MB81C4	256 A -80	MB81C4	256A-10	
No.	Parameter Notes	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
35	RAS Precharge time to CAS Active Time (Refresh cycles)	t _{RPC}	0	-	0	-	0	_	0	_	ns
36	CAS Set Up Time for CAS-before- RAS Refresh	t _{CSR}	0	1	0	_	0	-	0		ns
37	CAS Hold Time for CAS-before— RAS Refresh	t _{CHR}	10		10		12	_	15	_	ns
38	Access Time from OE 9	t OEA		15		20		20	-	20	ns
39	Output Buffer Turn Off Delay from OE	t _{OEZ}	_	15		15		20	-	25	ns
40	OE to RAS Lead Time for Valid Data	t OEL	10	-	10		10	_	10	_	ns
41	OE Hold Time Referenced to WE 16	t OEH	0	_	0		0	_	0	_	ns
42	OE to Data in Delay Time	t OED	15		15	-	20		25	_	ns
43	DIN to CAS Delay Time 17	t _{DZC}	0	1	0		0	_	0	_	ns
44	DIN to OE Delay Time 17	t _{DZO}	0		0	. 1	0		0	_	ns
50	Fast Page Mode Read/Write Cycle Time	t _{PC}	40		45	_	45		55	_	ns
51	Fast Page Mode Read-Modify-Write Cycle Time	t PRWC	77		82	_	90	_	110		ns
52	Access Time from CAS Precharge 9,18	t _{CPA}	_	35	_	40	_	40		50	ns
53	Fast Page Mode CAS Precharge Time	t _{CP}	10	_	10		10	_	10	_	ns

Notes:

- 1. Referenced to VSS
- Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
 Icc depends on the number of address change as RAS = VIL and
 - CAS = VIH. lcc1, lcc3 and lcc5 are specified at one time of address change
 - during RAS = VIL and CAS = VIH.
 - Icc4 is specified at one time of address change during $\overline{RAS} = VIL$ and $\overline{CAS} = VIH$.
- An Initial pause (RAS = CAS = VIH) of 200µs is required after power—up followed by any eight RAS—only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS—before—RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume t_T = 5ns
- 5. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min) and V_{IL} (max).
- Assumes that t_{RCD} ≤ t_{RCD} (max), t_{RAD} ≤ t_{RAD} (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown. Refer to Fig. 2 and 3.
- 7. Assumes that $t_{RCD} \ge t_{RCD}$ (max), $t_{RAD} \ge t_{RAD}$ (max). If $t_{ASC} \ge t_{AA} t_{CAC} t_{T}$, access time is t_{CAC} .
- 8. If $t_{RAD} \ge t_{RAD}$ (max) and $t_{ASC} \le t_{AA} t_{CAC} t_{T}$, access time is t_{AA} .


- 9. Measured with a load equivalent to two TTL loads and 100 pF.
- toff and toez is specified that output buffer change to high impedance state.
- 11. Operation within the trcD (max) limit ensures that trac (max) can be met. trcD (max) is specified as a reference point only; if trcD is greater than the specified trcD (max) limit, access time is controlled exclusively by trac or trace.
- 12. t_{RCD} (min) = t_{RAH} (min)+ $2t_{T}$ + t_{ASC} (min)
- 13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
- 14. Either tran or trach must be satisfied for a read cycle.
- 15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- 16. Assumes that twos < twos (min)
- 17. Either tozc or tozo must be satisfied.
- 18. t_{CPA} is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if t_{CP} is shortened, t_{CPA} is longer than t_{CPA} (max).
- 19. Assumes that CAS -before-RAS refresh only.



FUNCTIONAL TRUTH TABLE

Operation Mode		Cloc	k Input		Ad	dress	Inpu	t Data		
	RAS		WE		Row	Column	Input	Output	Refresh	Note
Standby	Н	Н	х	х	_		l –	High-Z	_	
Read Cycle	L	L	н	L	Valid	Valid	_	Valid	Yes *	trcs <u>≥</u> trcs (min)
Write Cycle (Early Write)	L	L	L	х	Valid	Valid	Valid	High–Z	Yes *	twcs <u>></u> twcs (min)
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes *	
RAS-only Refresh Cycle	L	н	х	Х	Valid	_	_	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	Ĺ	х	х				High-Z	Yes	tcsR≥twcsR (min)
Hidden Refresh	H→L	L	х	L	_	_	_	Valid	Yes	Previous data is kept.

X; "H" or "L"
*; It is impossible in Fast Page Mode




To implement a read operation, a valid address is latched in by the RAS and CAS address strobes and with WE set to a High level and OE set to a low level, the output is valid once the memory access time has elapsed. The access time is determined by RAS(tRAC), CAS(tCAC), OE (tOEA) or column addresses (tAA) under the following conditions:

If tRCD > tRCD (max), access time = tCAC.


If tRAD > tRAD (max), access time = tAA.


If OE is brought Low after tRAC, tCAC, or tAA (which ever occurs later), access time = tOEA.


However, if either CAS or OE goes High, the output returns to a high-impedance state after tOH is satisfied.




A write cycle is similar to a read cycle except $\overline{\text{WE}}$ is set to a Low state and $\overline{\text{OE}}$ is a "H" or "L" signal. A write cycle can be implemented in either of three ways – early write, $\overline{\text{OE}}$ write (delayed write), or read–modify–write. During all write cycles, timing parameters tRWL, tCWL and tRAL must be satisfied. In the early write cycle shown above tWCS satisfied, data on the DQ pin is latched with the falling edge of $\overline{\text{CAS}}$ and written into memory.












The fast page mode write cycle is executed in the same manner as the fastpage mode read cycle except the states of WE and OE are reversed. Data appearing on the DQ pins is latched on the falling edge of CAS and written into memory. During the fast page mode write cycle, including the delayed (OE) write and read-modify-write cycles, tCWL must be satisfied.









Refresh of RAM memory cells is accomplished by performing aread, a write, or a read-modify-write cycle at each of 512 row addresses every 8.2-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.


RAS—only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS—only refresh, Dout pin is kept in a high-impedance state.



DESCRIPTION

CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tcsn) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.





A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. If, after a CAS-before-RAS refresh cycle. CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A0 through A8 are defined by the on-chip refresh counter.

Column Address: Bits A0 through A8 are defined by latching levels on A0-A8 at the second falling edge of CAS.

The CAS-before-RAS Counter Test procedure is as follows;

- 1) Initialize the internal refresh address counter by using 8 CAS-before-RAS refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 512 row addresses (DQ1 to DQ4) at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before—RAS refresh counter test (read-modify-write cycles). Repeat this procedure 512 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 512 (DQ1 to DQ4) memory locations.
- 6) Complement test pattern and repeat procedures 3), 4), and 5).


(At recommended operating conditions unless otherwise noted.)

	_	MB81C4	B81C4256A-60 MB81C4256A-70 MB81C4256A-80 MB81C4 <u>256A-1</u>							Unit	
No.	Parameter	Symbol	Min	Max	Min	Max	Mîn	Max	Min	Max	Ount
90	Access Time from CAS	t FCAC	_	40	1	45	1	50	_	60	ns
91	CAS Precharge Time	t _{CPT}	20	_	20	_	20		20		ns


Note . Assumes that CAS-before-RAS refresh counter test cycle only.

PACKAGE DIMENSIONS


(Suffix:-P)




(Suffix:-PJ)



(Suffix:-PSZ)



(Suffix: - PFTN)



All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete Information sufficient for construction purposes is not necessarily given.


The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The Information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

(Suffix: - PFTR)



FUJITSU LIMITED

For further information please contact:

Japan

24

FUJITSU LIMITED Integrated Circuits and Semiconductor Marketing Furukawa Sogo Bldg., 6-1, Marunouchi 2-chome Chiyoda-ku, Tokyo 100, Japan Tel: (03) 3216-3211 Telex: 781-2224361 FAX: (03) 3216-9771

North and South America

FUJITSU MICROELECTRONICS, INC. Integrated Circuits Division 3545 North First Street San Jose, CA 95134-1804 USA Tel: 408 -922-9000 Telex: 910-671-4915 FAX: 408-432-9044

FUJITSU MIKROELEKTRONIK GMBH Am Siebenstein 6-10, 6072 Dreieich-Buchschlag, Germany Tel: (06103) 690-0, Telex: 411963 fmg d, FAX: (06103) 690-122

FUJITSU MICROELECTRONICS ASIA PTE LIMITED 51 Bras Basah Road Plaza By The Park, #06-04 to #06-07 Singapore 0718 Tel: 336-1600 Telex: 55573 FAX: 336-1609

© FUJITSU LIMITED 1991



IC-08357-1-91-DS